Abstract-This paper introduces a low complexity implementation of the voltage balancing algorithm aiming to reduce the switching frequency of the power devices in modular multilevel converters (MMCs). The proposed algorithm features a relatively simple implementation without any conditional execution requirements and is easily expandable regardless of the number of submodules (SMs). Two modulation techniques are evaluated, namely the staircase modulation and the phase-disposition pulse width modulation (PD-PWM) under the conventional and the proposed algorithm. Using a circulating current controller in an MMC with 12 SMs per arm, PD-PWM yields better results compared to the staircase modulation technique. The test condition for this comparison is such that the power devices operate at a similar switching frequency and produce similar amplitudes to the capacitor voltage ripples in both modulation techniques. The results are verified through extensive simulations and experiments on a low power phase-leg MMC laboratory prototype.
I. INTRODUCTION
T HE modular multilevel converter (MMC) [1] , shown in Fig. 1 , has recently attracted significant research interest and has been applied to high-voltage direct current (HVDC) transmission [2] . Modular converters, such as the MMC, combine the advantages of multilevel power conversion including low harmonic distortion, low switching losses, and fault tolerant operation with a relatively easy voltage balancing task and elimination of the dc-link capacitor [3] , [4] . Major challenges associated with the MMC include voltage balancing of the submodule (SM) capacitor voltages as well as control of the circulating currents [5] - [9] . Conventional voltage balancing algorithms are based on sorting the SM capacitor voltages; selection of the SMs to be connected or bypassed depends on the instantaneous values of the SM capacitor voltages; and the direction of the arm currents [6] . An alternative approach utilizes the approximately equal conduction times of phase-shifted pulse width modulation (PS-PWM) and adjusts the individual SMs in order to balance the capacitor voltages to the required value. These two methods are widely used in the available technical literature [10] , [11] .
In an effort to reduce the number of voltage sensors required in the MMC arms, estimation of SM capacitor voltages is also feasible [12] . A voltage balancing method that calculates the energy within the SMs and achieves voltage balancing over a number of fundamental cycles was proposed in [13] using staircase modulation. A hierarchical control structure with distributed control tasks using only the measurement of the arm currents was developed in [14] . Utilizing equal SM conduction times and regulating the voltages of the most and least charged SM was also shown to provide the satisfactory voltage balancing performance [15] . Voltage balancing algorithms based on sorting can cause excessive switching operations due to the continuous variation of the SM capacitor voltages within one switching period, resulting in higher losses. Various algorithms aimed at reducing the switching frequencies of the MMC have been proposed [16] - [18] . Modifying the execution time and priority of the voltage measurement and sorting tasks also leads to a reduction of the SM switching frequencies [16] . The algorithm of [17] reduces the switching frequency through two separate sorting stages, one for the connected SMs and one for the bypassed ones. The size of both groups changes depending on the number of connected and bypassed SMs, while additional calculations are required in the postsorting stage to properly combine the groups and select the SMs, adding to the complexity of the implementation. The use of a maintaining factor as a multiplier to specific SM capacitor voltages, mainly determined by the arm current, is also shown to reduce the switching frequencies [18] .
The selection of voltage balancing algorithm is closely tied to the PWM technique. Various modulation techniques have been applied to the MMC. Carrier-based pulse width modulation (CB-PWM) techniques are the most common ones [19] - [22] , but other techniques such as selective harmonic elimination (SHE-PWM) [23] or staircase modulation [24] can also be applied to the MMC. SHE-PWM can reduce the switching frequency of the SMs and it also provides good harmonic performance [23] . However, the complexity of implementation and calculation of angles increases significantly as the number of voltage levels increases.
Application of staircase modulation to an MMC with one hundred SMs per arm shows that when the number of SMs is large, the THD of the output voltage can be similar to that using CB-PWM [25] . Konstantinou et al. [19] , [22] have investigated the application of CB-PWM without and with carrier interleaving and the presented results show that carrier interleaving improves the THD of the output voltage at the expense of higher rms arm current. CB-PWM was also investigated in [20] for HVDC applications where a PS-PWM with voltage sorting algorithm was shown to provide lower capacitors voltage ripples compared to the PD-PWM and phase-opposition-disposition PWM.
The objective of this paper is to propose a low complexity voltage balancing algorithm for the MMC producing low switching frequency to the power devices. This paper also reports the performance of staircase and PD-PWM techniques under the conventional and proposed voltage balancing when applied to MMCs with relatively low number of SMs per arm.
This paper is organized as follows. In Section II, the MMC circuit, circulating current control, and modulation techniques are introduced. The proposed voltage balancing algorithm is analyzed in Section III together with a number of working examples that illustrate its operation. Simulation and experimental results are presented in Section IV. The conclusions of this paper are summarized in Section V.
II. MMC, CIRCULATING CURRENT CONTROL, AND MODULATION TECHNIQUES
The circuit configuration of the MMC has been well described in the existing literature [3] , [4] . One phase leg of the MMC includes N SMs per arm in series and one inductor (L); the function of L is to limit the circulating current and the dc fault current within the phase legs. The SM capacitor voltages in the upper and lower arms are defined as v C upj and v C low j for j = {1, 2, . . . , N} and the voltages applied to the upper extreme of the upper inductor and the lower extreme of the lower inductor are defined as v up and v low , respectively (see Fig. 1 ).
The analysis of the MMC, based on the theory of superposition, can be separated into two independent circuits, a common mode [see Fig. 2 (a)] and a differential mode [see Fig. 2(b) ]. The common mode current i comm is equal to i a /2, while the differential i diff is the current that circulates within the phase legs of the MMC. Detailed analysis of the output and circulating current control can be found in the available technical literature [5] , [9] , [11] , [26] . In this paper, a direct control of the circulating current and elimination of the ac components [22] are applied.
A characteristic of PWM for the MMC with a sorting-based voltage balancing algorithm is that the modulation is not directly associated with the switching of specific SMs as it only defines the total number of SMs to be activated in the upper and lower arms (n up and n low for n up , n low = {0,1,...,N }) (see Fig. 3 ). In this study, staircase and PD-PWM are both applied to an MMC with twelve SMs per arm (N = 12). PD-PWM uses N carriers, displaced to occupy equal bands within the modulation index range [19] , and both modulation techniques generate N + 1 voltage levels. Both modulation techniques can also produce 2N + 1 voltage levels by interleaving the transitions between the upper and lower arms [19] , [22] , but this modulation technique is not considered in this paper.
III. VOLTAGE BALANCING ALGORITHM FOR THE MMC

A. Sorting Stage
The proposed algorithm uses two cascaded index sorting structures and a simple comparator for the selection of the SMs and generation of the arm switching states. Fig. 4(a) shows the voltage balancing algorithm applied to the upper arm. The diagram will be similar for the lower arm.
As a first step, the capacitor voltages are multiplied with the sign of the arm current under the convention that a positive sign denotes a current within the arm that charges the SM capacitors. The modified SM capacitor voltages (v C upj ) are
The first sorting stage uses the modified SM capacitor voltage measurements (v C upj ) and sorts the SM indices (j) in a descending manner providing a sorted list of indices based on SM voltages (j ) from the highest to the lowest input values as derived from (1). The second sorting stage uses the output of the first (j ) as input, based on the ascending order. The output of the second stage indicates the activation order of each SM and the elements of the list directly relate to a particular SM with the first element indicating the activation order of SM up1 , and the N th element indicating the activation order of SM upN . The SMs that need to be connected are those with an activation order below or equal to the number of required SMs (n up ) as defined by the modulation stage. A simple logical comparison of the activation order with n up provides the SM switching states for the arm.
B. Restricted Voltage Balancing Algorithm
The direct implementation of the algorithm presented in Section III-A creates additional switching transitions due to the variation of the SM capacitor voltages within a switching period, effectively increasing the switching frequency and associated losses without any additional gain in the converter output voltage. This section describes a restriction in the number of SMs that are connected or bypassed at any given sampling instant [see Fig. 4(b) ] with the goal of reducing the SM switching frequencies.
The proposed algorithm achieves the reduction through a modification of the measured capacitor voltages (v C upj ) before they are introduced to the sorting stages of Section III-A. A constant voltage offset ΔK multiplied with the switching states (s upj ={0,1}) provides a fictitious separation between the voltages of the connected and bypassed SMs. The virtual SM capacitor voltages seen by the sorting stage are
so that the connected SMs (s upj = 1) have a voltage of
while for the bypassed SMs (s upj = 0)
ΔK must be chosen sufficiently large to provide the necessary separation between the voltage values of connected and bypassed SMs at any operating conditions and regardless of the SM capacitor voltage ripple. A value at least equal to V dc /N is suggested.
C. Application and Working Examples
The concepts and operation of the proposed algorithm can be illustrated through two working examples in an MMC with N = 5 SMs per arm. The first example highlights how the sorting stages determine the candidate SMs that will be connected or bypassed at a given time instant depending on the arm current direction and the change in the number of required SMs in the arm. The second example demonstrates the reduction in the SM switching frequency over multiple time instants.
In the first example, the SM voltages (v C upj ) are that of Fig. 5 and the MMC is assumed to have two SMs (SM up2 and SM up4 ) already connected to the upper arm at the given time instant. When the current through the arm is in the charging direction, the candidate SMs should include the most charged connected SM (in case n up decreases) and the least charged bypassed one (in case n up increases) [6] . When sgn(i up ) = 1, the output of the first sorting stage (j ) provides the list of SMs from the most to the least charged [see Fig. 5(a) ] already considering the voltage offset ΔK. Based on j , the activation order of SMs is determined by the second sorting stage also shown in Fig. 5(a) . The connected SMs at the given time instant are those based on the comparison of the activation order with n up (SM up2 and SM up4 ). The choice of whether a SM will be connected or bypassed is defined by the change of n up and if n up increases (n up = 3), SM up3 , as the least charged bypassed SM, is connected. On the other hand, if n up decreases by 1 (n up = 1), SM up4 as the most charged connected SM will be bypassed. If n up does not change at a given instant, the connected SMs remain the same.
Reversing the direction of the arm current [see Fig. 5(b) ] changes the virtual voltages (v C upj ) seen by the first sorting stage and consequently the activation order of the SMs. The connected SMs remain the same with the initial assumption (SM up2 and SM up4 ), while the candidate SMs for a change of n up by ± 1 now include the most charged bypassed SM (SM up1 ) and the least charged connected SM (SM up2 ). Due to the voltage offset ΔK, changes in the arm current direction only leads to a change in the activation order and does not force any change in the actual state (connected or bypassed) of a SM at a given time instant.
The second example shows the reduction of the SM switching frequency over multiple time instants by comparing the unrestricted algorithm with the proposed one (see Fig. 6(a) and (b) , respectively). Initially (t 0 ), no SM is connected to the arm (n up = 0), while the direction of the arm current is assumed negative (discharging direction). At t 1 , there is a change in the voltage level (n up = 1) and based on the arm current direction, the most charged SM (SM up5 ) is connected by both algorithms. At the next time instant (t 2 ), there is no change in the voltage level but due to the SM voltage variation, the unrestricted algorithm will change the SM that is connected from SM up5 to SM up4 . This is avoided in the proposed algorithm as ΔK provides sufficient separation between the virtual voltages v C upj seen by the sorting stages. Similarly, at t 3 , there is another change in the voltage level (n up = 2) and the unrestricted algorithm will connect two SMs and bypass one SM due to both the voltage level change and SM capacitor voltage variation. In the proposed algorithm [see Fig. 6 (b)] only one SM (SM up4 ) will change state. The accumulated transition count within the demonstrated interval is eight for the conventional algorithm, while the proposed algorithm requires only two, demonstrating its effectiveness in reducing the SM switching frequency.
IV. SIMULATION AND EXPERIMENTAL RESULTS
A. Simulation Results
One phase leg of the MMC with twelve SMs per arm (N = 12) has been simulated to validate the proposed voltage balancing algorithm. Results and conclusions are similar for any multiphase and multilevel configuration. The simulation parameters are shown in Table I ; the dc-link voltage is assumed constant and no dc-link voltage control is considered. Four cases are considered in the simulations; the conventional and the restricted voltage balancing algorithm with both staircase modulation and PD-PWM. The sampling time for the staircase modulation is half of the period of the carrier frequency (f c ) of PD-PWM. As a result, practically the same switching frequency in the power devices is produced for staircase modulation with conventional algorithm and PD-PWM with the restricted algorithm. Under these conditions, the capacitor voltage ripple amplitudes are very similar in both cases.
The arm currents are shown in Fig. 7(a) and (b) for the staircase modulation and in Fig. 7(c) and (d) for the PD-PWM. Staircase modulation produces higher circulating current ripple than PD-PWM in both cases, mainly due to the bang-bang operation of the circulating current control in the case of staircase modulation. As a result, the rms values of the circulating cur- rents in staircase modulation are larger resulting in higher losses to the power devices of the MMC. Table II summarizes the average switching frequency of the power devices weighted total harmonic distortion (%WTHD) of the common output voltage (v comm =(v up + v low )/2) and peakto-peak capacitor voltage (v C upj pp ) for all simulated cases. Comparing the conventional staircase modulation with the restricted PD-PWM where the average switching frequencies of the power devices assume similar values, it is concluded that PD-PWM yields better harmonic performance because under PD-PWM, the SMs are connected and bypassed more frequently as compared to the restricted staircase modulation technique (see Fig. 8) . Fig. 8 also shows the transitions for the other two modulating techniques confirming the fundamental switching frequency of SMs under restricted staircase modulation [see Fig. 8(a) ] and the excessive switching frequency caused by the conventional PD-PWM [see Fig. 8(b) ].
The SM capacitor voltage waveforms are illustrated in Fig. 9 . The restricted voltage balancing algorithm affects the amplitude The switching frequency is calculated through the cumulative count of transitions within one arm of the MMC (see Fig. 10 ). Although the switching frequency is not constant, an average value can be defined as the slope of the line that approximates the transition count for a certain time period. The average switching frequency of the SMs over a time interval Δt is
The effect of the proposed algorithm is also clearly demonstrated with the total number of transitions for all of the cases. This calculation can be extended for all possible operating points of the MMC, i.e., modulation index (m a ) and load phase angle, (ϕ), under all possible modulation techniques through extensive simulations. It is evident that the proposed algorithm reduces the switching frequency of the SMs significantly, as shown by the ratio of the average SM switching frequency of the conventional and restricted voltage balancing algorithms for both staircase modulation and PD-PWM (see Fig. 11 ). The load phase angle does not have a significant effect in the switching frequency although the SM voltage ripple and rms arm currents will vary depending on the particular operating point [27] . Comparing the conventional staircase with the restricted PWM (see Fig. 12 ), an overall lower average switching frequency can be achieved for the PWM with significant gains particularly in low modulation indices.
B. Experimental Verification
The proposed algorithm is experimentally verified in a laboratory prototype of a phase-leg MMC with five SMs per arm (see Table III ) as shown in Fig. 13 [23] . The arm currents (see Fig. 14) under staircase modulation exhibit higher ripples than under PD-PWM. The restriction in the transitions does not have a significant impact on the arm currents under the same modulation technique, in agreement with Fig. 7 , showing that the excessive switching of conventional voltage balancing algorithms does not benefit the MMC further.
The experimental results for the capacitors voltages (see Fig. 15 ) are also in close agreement with the simulation and one can observe that the restricted staircase PWM produces the highest peak-to-peak voltage ripple (5 V pp ), while the conventional PD-PWM has the lowest (2.5 V pp ). On the other hand, conventional staircase and restricted PD-PWM, which exhibit similar average switching frequency, produce similar ripple (3.5 V pp ). The cumulative transition count within the MMC arms for all four cases, also illustrating the switching frequencies of the experimental results, are shown in Fig. 16 verifying the theoretical analysis and simulation results of Fig. 10 .
V. CONCLUSION
In this paper, a simple implementation of voltage balancing algorithm aiming at reducing the switching frequency of the power devices of an MMC has been presented. The algorithm can easily switch from the restricted mode to the conventional one by imposing the voltage offset value of the parameter ΔK to zero. The proposed algorithm has been applied to two modulation strategies, staircase modulation and PD-PWM and tested by simulation on an MMC with 12 SMs per arm (N = 12) and experimentally on an MMC with 5 SMs per arm (N = 5). The results show that PD-PWM performs generally better than the staircase modulation under similar switching frequency conditions, since it produces circulating currents with less ripple and output voltages with lower WTHD values.
The conventional and restricted voltage balancing algorithms with PD-PWM produce similar capacitor voltage ripples, while the restricted algorithm reduces significantly the switching frequency of the power devices. On the other hand, when the restricted algorithm is applied to staircase modulation, the switching frequency is also reduced but the capacitor voltage ripples increase significantly. In terms of the arm currents, PD-PWM always produces less current ripples than staircase modulation in both cases. The differences between staircase modulation and PD-PWM become significant for MMCs with a relatively low number of SMs per arm but tend to diminish as the number of SMs increases.
